We present an analogue Very Large Scale Integration (aVLSI) implementation that uses first-order lowpass filters to implement a conductance-based silicon neuron for high-speed neuromorphic systems. The aVLSI neuron consists of a soma (cell body) and a single synapse, which is capable of linearly summing both the excitatory and inhibitory postsynaptic potentials (EPSP and IPSP) generated by the spikes arriving from different sources. Rather than biasing the silicon neuron with different parameters for different spiking patterns, as is typically done, we provide digital control signals, generated by an FPGA, to the silicon neuron to obtain different spiking behaviours. The proposed neuron is only ~26.5 µm 2 in the IBM 130nm process and thus can be integrated at very high density. Circuit simulations show that this neuron can emulate different spiking behaviours observed in biological neurons.
I. BACKGROUND
Conductance-based neuron models [1] are easier to implement in hardware than the full Hodgkin-Huxley model [2] , while still being rich in behaviours observed in biological neurons. The log-domain LPF neuron [3] and the Diff-Pair Integrator neuron [3] represent good examples of conductance-based silicon neurons. These neurons operate in the log-domain and use only a few transistors and are capable of reproducing a variety of spiking behaviours, such as regular spiking, spiking frequency adaptation and bursting.
In our previous work [4] , we have presented an aVLSI conductance-based silicon neuron that occupies ~170 µm 2 and is rich in dynamic behaviours that are similar to its biological counterpart. Here we present an improved aVLSI conductance-based silicon neuron, which occupies only ~26.5 µm 2 without sacrificing any performance. A test chip containing 0.5 million of these neurons has been fabricated using the IBM 130nm technology. In this paper, we present the structure of the proposed silicon neuron along with circuit simulation results. The outline for this paper is as follows. The CMOS implementation is presented in Section II. In Section III we present the simulation results and we conclude in Section IV.
II. CMOS IMPLEMENTATION

A. Motivation
Most of the implementations of existing conductancebased silicon neurons have to be tuned with specified parameters, some of which are very sensitive to the error, to model the dynamics of the neuron's membrane voltage for different types of biological neurons. In this way, these silicon neurons will reproduce different firing patterns. This approach is time consuming and inefficient; it is only an option for a system with a small number of neurons, e.g., less than one hundred neurons. Due to process variation and device mismatch, especially for deep sub-micron technologies, it is impractical to tune all the neurons in large-scale spiking neural networks with the individual parameters needed to obtain the required behaviour. An ideal silicon neuron should be able to work with one and only one set of fixed but configurable parameters for instantiations on the Integrated Circuit (IC).
Programmable devices such as FPGAs may be employed for the generation of control signals that could be used by the neurons for achieving different firing patterns. Moreover, this scheme significantly reduces the size of the silicon neuron since it removes the on-chip feedback generating circuits, which usually need large capacitors to operate on biological time scales with typical time constants in the order of tens to hundreds of milliseconds. Our proposed scheme does, however, require a controller implemented on an FPGA. This does not increase the cost of the system significantly as, in state-of-the-art neuromorphic systems, an FPGA is needed anyway to carry out other tasks such as routing the spikes between analogue computation modules and other miscellaneous tasks.
B. Design choices
In deep sub-micron technologies, generally, there are two types of devices: thin-and thick-oxide transistors. The latter have larger feature sizes, can use a higher power supply, have a lower switching speed, and are less sensitive to process variations than the former and are therefore usually used in aVLSI circuits. We used these in our previous implementation [4] and we achieved a density of 5882 neurons/mm 2 . To further increase the density, we chose to use the thin-oxide transistors in the work reported here. The smaller feature size leads to a higher density, but these transistors are unsuitable to subthreshold circuits [5] , which are most sensitive to process variation whether they are used in voltage or current mode [6] . Therefore, we use voltage mode low-pass filters in strong-inversion [5] to implement the neuron. Hence the proposed implementation is more robust than the log-domain implementations. Furthermore, 978-1-4799-7234-0/15/$31.00 ©2015 IEEE this implementation uses fewer transistors than our previous work [4] , which increases the density of neurons we can achieve. By leveraging the thin-oxide low-power devices of the IBM 130nm technology, a ~100 times leakage current reduction was achieved compared to the design with regular thin-oxide devices.
The schematic of the proposed silicon neuron is shown in Figure 1 . The circuit comprises a conductance-based synapse (blue, M1-M7 and a MOS capacitor C syn ), a conductancebased soma (green, M8-M12 and a MOS capacitor C mem ) and an AER interface circuit (red, M13-M16). The proposed silicon neuron is placed in a neuron array and therefore requires selecting signals (Scan_en and Scan_en_n). For simplicity, we will assume the neuron in Figure 1 is always being selected and the transistors controlled by these signals are all ON in the following descriptions.
C. Synapse
The conductance-based synapse is implemented using a truly linear low-pass filter circuit, which can be shared to linearly sum the post-synaptic potentials (PSP) generated by the spikes arriving from different sources. Hence, only one such synaptic circuit is needed per neuron, which can save a significant amount of area on a chip. Synaptic plasticity, e.g. Spike Timing Dependent Plasticity (STDP) [7] , could be carried out as in [8] , which modifies the weights of the incoming spikes externally. Instead of using a separate lowpass filter for excitatory and inhibitory inputs, we proposed a conductance-based synapse that consists of one and only one synapse capacitor C syn , a charge circuit (M1-M3), a discharge circuit (M4-M6) and M7 that models the neuron's conductance leak. This makes the circuit even more compact, but the drawback is that the time constant of the EPSP and IPSP will have to be identical.
The synapse behaves as an RC-filter. The voltage at node V syn will be increased/decreased by the current I exc and I inh that are generated by incoming excitatory and inhibitory spikes. The durations of excitatory and inhibitory spikes are modulated according to their weights with a gain set by the gate bias voltages V pu_lim and V pd_lim respectively. The current I n (~2 pA, depending on V syn due to channel length modulation [5]) is a leakage current set by the gate bias voltage V n and I shift is a current from the soma circuit, which will be presented in the next section. Kirchhoff's current law on the V syn node yields:
After being increased or decreased by incoming spikes, V syn will be pulled up/down to a steady state such that I n = I shift . This is a self-balanced procedure since the value of I n will increase when V syn increases and vice versa.
D. Soma
The soma is implemented using another low-pass filter to model the neuron's leak conductance and the neuron's membrane capacitance (represented by C mem ). To feed the post-synaptic potential V syn to the soma circuit, we connect these two nodes via a level shifter circuit (a diode-connected transistor M8) such that the membrane voltage follows the first-order dynamics of the synapse. The current I p (~2 pA, depending on V mem due to channel length modulation) is a leakage current set by the gate bias voltage V p . Ignoring the effect of the current from M10, Kirchhoff's current law on the V mem node yields:
When V syn is charged by incoming excitatory spikes, M8 will be OFF (I shift = 0) and I p will begin to pull V mem up until I p = I shift again (M8 will be ON again since meanwhile V syn is being pulled down by I n ). After that, V mem will be pulled down by I shift -I p , while V syn is being pulled down by I n -I shift , to the steady state such that I p = I shift = I n. When V syn is discharged by incoming inhibitory spikes, V mem will be pulled down by I shift very quickly (since V syn will be much smaller than V mem and hence I shift >> I p ) until V mem is low enough such that I shift is equal to I p (M8 is almost OFF). After that, V mem will be pulled up by I p -I shift , meanwhile V syn is being pull to the steady state such that I p = I shift = I n.
The AER interface below will create crosses a threshold. To model resetting o potential after a spike, the circuit of M1 added. V mem will be pulled down by an inco the duration of which is modulated accordi with a gain set by the gate bias voltage V pd_lim
E. AER interface
In our previous work [9] - [11] , we h synchronous AER protocol optimised for a t architecture, which uses a collision-free scheme with one active signal and an synchronous scheme eliminates the overhe which consumes a significant amount of si standard AER protocol [12] . Hence we synchronous AER protocol to the propose scanning period of 1 ms, given that a millise generally acceptable for neural simulations.
The AER interface works as follows: w selected, the voltage at node V mem in the som neuron will pull the output signal of this neur to V dd (inactive) or down to ground (active (M15-M16, for increasing driving capabili (M13-M14). M13 is added to limit the po when the neuron is not selected. When th selected (M14 is OFF), the output node of have high impedance, which releases the driven by other neurons in the neuron array. have presented a time-multiplexing serial scanning n address. This ead of an arbiter, ilicon area in the will apply this ed neuron with a econd resolution is when a neuron is ma circuit of that ron, I active , either up e) via an inverter ity) and switches ower consumption his neuron is not f this neuron will AER bus to be Once the off-chip will send feedback uron depending on for.
0 nm long (M1-2, erter and switches wide and 120 nm 1.4 µm x 1.42 µm ~18 fF). For the on should share as as possible. Based transistors of one de respectively. In bulk connections ) with each other.
The effective size of one neuron rectangle in Figure 2 ) is ~26.5 µm 2 achieved is 37,735 neurons/mm 2 .
III. SIMULATION RE
We have run post-layout simu silicon neuron. In the simulations, th set by biasing the gate voltage V p = mV respectively. V dd was 1.2 V inhibitory and excitatory spikes are biasing the gate voltages V pd_lim = 6 mV respectively. These settings wil spiking patterns shown below. Figure 3 shows the simulation circuit behaves as a simple leakywithout adaptation. Note that the periodically (every 1 ms) on V syn (th (the magenta curve), are caused by through capacitive coupling by the (scan_en and scan_en_n, the duration ns). The EPSPs generated by four co spikes (the red curve, each with a d inter-spike interval is set to 1 ms) ar neuron to spike (the blue curve, an This spike will be scanned by an FPG used a HDL model for this. The FPG signal, the duration of which was set reset V mem and to implement the refra Figure 3b shows bursting behavio the four excitatory spikes were set t strong enough to cause tonic bursting FPGA once five consecutive spik Figure 3c shows spike frequenc excitatory spike is sent to the n continuous stimulation. When an ou is reset by sending RST to the neur ns. Spike frequency adaptation is o the duration of the RST pulse by 3 ns a maximum duration of 32 ns. Figu inhibitory spikes (at a finer time res results). In this case, the first and the excitatory, whereas the second inhibitory, all with equal weight (i.e. synapse is excited first, then inhi finally inhibited. The spike threshold
IV. CONCLUSIO
We have presented an aVLS conductance-based silicon neuron ba pass filter core. This neuron achi density, measuring only 26.5 µm 2 Besides the high density, the propo reconfigured via a digital controller firing patterns observed in biologica flexibility in spiking behaviour, Another major advantage of the prop solutions [3] is that it uses only one d neuron.
n (see the white dashed 2 and the density that we ESULTS ulations for the proposed e leak current Ip and In are = 1.172 V and V n = 166. 2 . The amplitude of the e both set to 550 nA by 645 mV and V pu_lim = 628 ll remain the same for all results. In Figure 3a the -integrate-and-fire neuron e glitches, which appear he green curve) and V mem y digital noise introduced e serial scanning signals ns of which were set to 32 onsecutive excitatory input duration of 24 ns and the e just enough to cause the inverted version of I active ). GA, and in simulation, we GA will then send the RST t to 24 ns, to the neuron to actory period. ized integrate-and-fire e trains of a detailed hysiol., vol. 92, no. 2, iring; (b) Bursting; (c) Spike Frequency Adaptation; (d) pikes, the orange curve is the inhibitory spikes, the green rve represents the spike generated by I active . brück, and R. Douglas, Analog ge, MA: MIT Press, 2002. phic silicon neurons and largepportunities.," Front. Neurosci., . Hemmen, and H. Wagner, "A ond temporal coding.," Nature, 6. gelstein, and G. Cauwenberghs, array of spiking neurons with rans. Neural Netw., vol. 18, no. and A. van Effect of inhibitory spikes. n curve represents V syn , the
